

Attempt to Build a Simple Acquisition System with FPGA

Dawid Pietruch


supervisor: dr inż. Andrzej Skoczeń

204b72616b6f77204170706c69656420205068797369637320202020616e6420436f6d707574657220536369656e636553756d6d6572205363686f6f6c273230




Krakow Applied Physics and Computer Science Summer School '20


General idea



In practice this presentation concerns only some of the modules




Current achievement include




FPGA- field „programmable“ gate array

- Configuring not programming
- Difference between CPU and FPGA
- Low latency
- But long synthesizing time



FPGA- field „programmable“ gate array

- Configuring not programming
- Difference between CPU and FPGA
- Low latency
- But long synthesizing time (equivalent of compiling)




Verilog

- Hardware description language
- Similar syntax to C



```
module count (input clk, rst,
              output reg [3:0] q);
always @(posedge clk)
    if(rst)
        q <= 4'b0;
    else
        q <= q + 1'b1;
endmodule
```

OLED Display


- ZedBoard Zynq-7000 has built in 128 x 32 OLED display (UG-2832HSWEGo4)



ADC +OLED Display- project hierarchy




OLED Initialization



```
IDLE = 'd0,  
DELAY = 'd1,  
INIT = 'd2,  
RESET = 'd3,  
CHRG PUMP = 'd4,  
CHRG PUMP1 = 'd5,  
WAIT_SPI = 'd6,  
PRE_CHRG = 'd7,  
PRE_CHRG1 = 'd8,  
VBAT_ON = 'd9,  
CONTRAST = 'd10,  
CONTRAST1 = 'd11,  
SEG_REMAP = 'd12,  
SCAN_DIR = 'd13,  
COM_PIN = 'd14,  
COM_PIN1 = 'd15,  
DISPLAY_ON = 'd16,  
FULL_DISPLAY = 'd17,  
DONE = 'd18,  
PAGE_ADDR = 'd19,  
PAGE_ADDR1 = 'd20,  
PAGE_ADDR2 = 'd21,  
COLUMN_ADDR = 'd22,  
SEND_DATA = 'd23;
```


ADC- analog to digital converter

- 12 bit digital output
- SPI protocol
- 1 MSPS






Serial Peripheral Interface


- synchronus serial communication
 - also caled a 4-wire serial bus
1. Chip select (CS)
 2. Clock (SCLK)
 3. Master out, slave in (MOSI)
 4. Master in, slave out (MISO)



SPI example on 12 bit ADC











Thank you!